Decoding method, memory storage device and memory control circuit unit



The invention provides a decoding method, a memory storage device and a memory control circuit unit. The decoding method comprises the following steps: reading a plurality of storage units according to at least one hard decision making voltage to obtain at least one hard bit; carrying out an odd-even check procedure on the hard bit to obtain a plurality of syndromes; judging whether the hard bit has at least one fault or not according to the syndromes; and if the hard bit has the fault, updating the hard bit according to channel information of the hard bit and checking weight information corresponding to the hard bit.




Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)


Cited By (0)

    Publication numberPublication dateAssigneeTitle